

AI-Powered Neural Network Verification: System Verilog Methodologies for Machine Learning in Hardware

Prashis Raghuwanshi Member IEEE prashish14@gmail.com

ABSTRACT

This research focuses on verifying neural network models using System Verilog, with two primary applications: visual edge detection and neuron behavior modeling. In modern chip design, hardware verification plays a crucial role in ensuring that complex neural models perform as expected. A neuron model based on Hubel and Wiesel's feed-forward network architecture was proposed and tested using integrator and threshold modules implemented in Verilog. The proposed verification methodology employs self-checking test benches, supported by functional coverage and simulation, for comprehensive validation. The results demonstrate efficient verification with high coverage, paving the way for future advancements in hardware neural networks.

Keywords: Neural networks, System Verilog, hardware verification, edge detection, neuron model.

ARTICLE INFO: Received: 20.08.2024 Accepted: 30.08.2024 Published: 16.09.2024

© The Author(s) 2024. Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permitsuse, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the originalauthor(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other thirdparty material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the mate-rial. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation orexceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0

1. Introduction

Large numbers of neural networks are being developed based on human brains and are also being used in fields such as image processing, artificial intelligence, or embedded systems. In recent years, the importance of neural networks has been realized, leading to increased focus on them due to advancements in integrated circuit technology. The challenge is verifying the correctness of neural network models at the hardware level. Verification consumes the lion's share when chip designs are becoming increasingly complex, with estimates ranging between 60% to 75% of the total design time.

2. Methodology

2.1 Neuron Model Design

In this research, we've designed a neuron model inspired by the feed-forward networks proposed by Hubel and Wiesel, aiming to emulate the behavior of biological neurons involved in visual edge detection. The neuron model comprises three key components:

1. **Integrator Module**: This module simulates how a biological neuron accumulates incoming signals over time. As shown in Figure 1

Figure 1: Integrator waveform displaying integrated values



2. **Sum Threshold Module**: After the integrator accumulates input, this module compares it to a preset threshold.

3. Ganglion Cell Model: Mimics off-center ganglion cells, detecting light-dark contrasts across visual fields. Figure



Figure 2: Receptive Field of a Pixelated Ganglion/Concentric Circle Cell

2.2 Verification Using System Verilog

To ensure the reliability of our neuron model, we employed System Verilog due to its robust features supporting digital design and test bench development. The verification process included:

- **Test bench Design**: Self-checking test benches were designed to compare simulation outputs with expected results.
- **Randomized Input Generation**: Inputs such as synaptic weights and grayscale values were randomized to test diverse scenarios.
- **Functional Coverage**: Coverage tools in System Verilog were used to measure how extensively the design was tested.

2.3 Simulation Setup

The neural network was implemented in Verilog and verified using **ModelSim** for simulation and **Xilinx ISE** for synthesis. Initial simulations of the **Integrator** and **Sum Threshold** modules confirmed correct behavior before testing the complete neuron model for visual edge detection.

3. Results

3.1 Simulation Results

		1.3.																	
me	Value		1.1.1	11	000	. II	11	1500	11	111	, P00	0	1	1.P	500	011	110	3000	11
Group1		1																	
+ c>int_value_one(7.0)		255	1	255	1	255	1	255	1	255	1	255		255	1	255	1	255	1
+ int_value_two[7:0]		200		200	(1)	200	1	200	1	200	1	200		200	1	200	1	200	1
+ p-int_value_three[7:0]		220	1	220	(1)	220	1	220	1	220	1	220		220	1	220	(1)	220	1
+ d-int_value_four(7.0)		255	1	255	(1)	255	1	255	1	255	1	255		255	1	255	1	255	1
+ D-int_value_five[7:0]		245		245	(1)	245	11	245	1	245	1	245	1	245	11	245	(1)	245	11
+ D-int_value_sod7:0]		250	1	250	1)	250	(1	250	1	250	1	250		250	11	250	(1)	250	11
• int_value_saver[7.0]		251		251	1)	251	1	251	1	251	1	251		251	11	251	1	251	11
• D-int_value_eight[7:0]		254	1	254	1	254	T	254	1	254	1	254	1	254	1	254	(1)	254	11
+ D-int_value_nine[7 0]		253	1	253	1	253	1	253	1	253	1	253		253		253	(1)	253	11
+ D-int_value_ten[7.0]		254		254	1	254	1	254	1	254	11	254	1	254	1	254	1	254	1
+ D-threshold_value(11:0)		100									100								
D-clock		Sti	Ш	III	Л	J	Л	ПП	Л	Л	Л	Л		Л	Л	ПЛ	Л	Ш	П
-D integraler_reset		511					1						1		1				1
-oneuron_output		Sti			1		1						1		1				
breshold_reached		Sti					1												
		511	٦								٦								
New Group																			
			0	-	£00	00	A	0000		0000		00000		100000.		120000		1400	0

• **Integrator Module**: The simulation results show that the integrator module successfully accumulated digital pulse inputs, representing synaptic signals, over time. The waveform in Figure 3 confirms that the integrator correctly processed variable inputs, with output values increasing as expected with each pulse.

Figure 3: Neuron Model simulation waveform

• **Sum Threshold Module**: As observed in Figure 4, the neuron fired accurately when the input signal exceeded the predetermined threshold. This behavior confirms the correct functionality of the threshold logic, which is essential for simulating realistic neuron firing patterns in response to varying input strengths.

Threshold Logic : threshold_reached = int_value_one + int_value_two + int_value_three + int_value_four + int_value_five + int_v.

Figure 4: Sum Threshold Logic

3.2 Functional Coverage

The use of randomized input vectors, such as variable synaptic weights and grayscale values, allowed the model to cover a wide range of edge cases and potential failure scenarios. The comprehensive simulation runs resulted in full functional coverage in critical areas, ensuring robust verification of the neural network's behavior.

3.3 Device Utilization

Synthesis on the VIRTEX-2 Pro FPGA indicated a significant utilization of hardware resources, particularly the multipliers, which operated at 85% capacity. This highlights a potential area for future optimization to reduce hardware overhead while maintaining performance.

4. Conclusion and Future Work

4.1 Conclusion

This research successfully demonstrated the verification of a neural network model for visual edge detection using System Verilog, covering neuron model validation and performance. Simulation results confirmed model accuracy, and the design was synthesized onto an FPGA for real-world testing. However, optimization is needed for scaling.

4.2 Future Work

- 1. Adaptive Learning: Dynamic updates to synaptic weights could improve real-time performance.
- 2. **Hardware Optimization**: Resource consumption, particularly multipliers, can be reduced through multiplexing or pipelining.
- 3. Scaling to Larger Networks: Expanding the model to tackle more complex tasks.
- 4. **Incorporating Deep Learning**: Applying this verification methodology to more complex neural architectures.

References

[1]. T. Hagan, H. Demuth, M. Beale, "Neural Network Design," China Machine Press, 2002.

[2]. Himavathi, A. Muthuramalingam, "Feed-forward Neural Network Implementation in FPGA," IEEE Transactions, 2007.

[3]. Rafael Gadea et al., "Artificial neural network implementation on FPGA," IEEE Symposium, 2000.

[4]. P. Raghuwanshi, "Verification of Verilog Model of Neural Networks Using System Verilog," M.S. thesis, Dept. of Engineering: Embedded Electrical and Computer Systems, San Francisco State University, San Francisco, CA, 2016.

[5]. Agarwal, P., & Gupta, A. (2024, April). Strategic Business Insights through Enhanced Financial Sentiment Analysis: A Fine-Tuned Llama 2 Approach. In 2024 International Conference on Inventive Computation Technologies (ICICT) (pp. 1446-1453). IEEE.

[6]. Agarwal, P., & Gupta, A. (2024, May). Cybersecurity Strategies for Safe ERP/CRM Implementation. In 2024 3rd International Conference on Artificial Intelligence For Internet of Things (AIIoT) (pp. 1-6). IEEE.

[7]. Gupta, A., & Agarwal, P. (2024, May). Enhancing Sales Forecasting Accuracy through Integrated Enterprise Resource Planning and Customer Relationship Management using Artificial Intelligence. In 2024 3rd International Conference on Artificial Intelligence For Internet of Things (AIIoT) (pp. 1-6). IEEE.